

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Grademark Office Address: COMMISSIONER 09 PATENTS AND TRADEMARKS Washington, D.C. 40231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/132,157	08/11/1998	LEONARD FORBES	303.229US2	8931
7	7590 01/09/2003		1	
SCHWEGMAN LUNDBERG WOESSNER & KLUTH			EXAMINER	
P O BOX 2938 MINNEAPOLIS, MN 55402			PRENTY, MARK V	
			ART UNIT	PAPER NUMBER
			2822	38
			DATE MAILED: 01/09/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

gh
VV.

Application No. 09/132,157

Office Action Summary

Applicant(s)

·r

Examiner Prenty

Art Unit 2822

**FORBES** 

	The MAILING DATE of this communication appears	on the cover sheet with the correspondence address
	for Reply	TO EVEIDE three MONTH(S) EROM
	ORTENED STATUTORY PERIOD FOR REPLY IS SET MAILING DATE OF THIS COMMUNICATION.	TO EXPIRE INIONTH(3) FROM
- Extens	ions of time may be available under the provisions of 37 CFR 1.136 (a). In r	to event, however, may a reply be timely filed after SIX (6) MONTHS from the
- If the p - If NO p - Failure - Any re	g date of this communication.  Deriod for reply specified above is less than thirty (30) days, a reply within the  Deriod for reply is specified above, the maximum statutory period will apply as  to reply within the set or extended period for reply will, by statute, cause the  ply received by the Office later than three months after the mailing date of the  patent term adjustment. See 37 CFR 1.704(b).	nd will expire SIX (6) MONTHS from the mailing date of this communication.  a application to become ABANDONED (35 U.S.C. § 133).
Status		
1) 💢	Responsive to communication(s) filed on Oct 15, 20	002
2a) 🗌	This action is <b>FINAL</b> . 2b) 💢 This action	on is non-final.
3) 🗆	Since this application is in condition for allowance e closed in accordance with the practice under Ex par	xcept for formal matters, prosecution as to the merits is te Quayle, 1935 C.D. 11; 453 O.G. 213.
	tion of Claims	
4) 💢	Claim(s) 11, 13, 14, 24-28, 32, and 38-43	is/are pending in the application.
4	la) Of the above, claim(s)	is/are withdrawn from consideration.
5) 🗆	Claim(s)	is/are allowed.
6) 💢	Claim(s) 11, 13, 14, 24-28, 32, and 38-43	is/are rejected.
7) 🗆	Claim(s)	is/are objected to.
8) 🗆		are subject to restriction and/or election requirement.
Applica	ation Papers	•
9) 🗆	The specification is objected to by the Examiner.	
10)	The drawing(s) filed on is/are	a) $\square$ accepted or b) $\square$ objected to by the Examiner.
	Applicant may not request that any objection to the d	
11)□	The proposed drawing correction filed on	is: a) $\square$ approved b) $\square$ disapproved by the Examiner.
	If approved, corrected drawings are required in reply t	
12)	The oath or declaration is objected to by the Exami	ner.
Priority	under 35 U.S.C. §§ 119 and 120	
13)	Acknowledgement is made of a claim for foreign pr	iority under 35 U.S.C. § 119(a)-(d) or (f).
a) [	☐ All b) ☐ Some* c) ☐ None of:	
	1. $\square$ Certified copies of the priority documents hav	e been received.
	2. $\square$ Certified copies of the priority documents hav	e been received in Application No
	application from the International Bure	
*S	ee the attached detailed Office action for a list of the	
14)∐	Acknowledgement is made of a claim for domestic	
	The translation of the foreign language provisiona	
15) L	Acknowledgement is made of a claim for domestic	priority under 30 0.3.6. 33 120 and/or 121.
Attachm	eent(s) otice of References Cited (PTO-892)	4) Interview Summary (PTO-413) Paper No(s).
	otice of Draftsperson's Patent Drawing Review (PTO-948)	5) Notice of Informal Patent Application (PTO-152)
_	formation Disclosure Statement(s) (PTO-1449) Paper No(s).	6) Other:

This Office Action is in response to the response filed October 15, 2002. Prosecution is hereby reopened because of the discovery of highly relevant prior art. The Notification of Non-Compliance with 37 CFR 1.192(c) mailed December 31, 2002 is most and vacated.

Product-by-process claims 11, 14, 24, 25, 28, 32, 38, 40 and 41 are rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al. (United States Patent 5,426,069, already of record). Note MPEP §2113.

With respect to independent claim 11, Selvakumar et al. disclose a p-channel metal-oxide-semiconductor (MOS) transistor, comprising (see the entire patent, particularly column 1, line 51, and the Figs. 1-7 disclosure): a silicon substrate; a silicon dioxide (SiO<sub>2</sub>) gate oxide, coupled to the substrate; a gate, coupled to the SiO<sub>2</sub> gate oxide; source/drain regions formed in the substrate on opposite sides of the gate; and a Si<sub>1-x</sub>Ge<sub>x</sub> channel region, having a germanium molar fraction x, located underneath the SiO<sub>2</sub> gate oxide and between the source/drain regions, wherein x is less than or equal to 0.6, and wherein the Si<sub>1-x</sub>Ge<sub>x</sub> channel region forms a continuous Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface wherein no germanium oxide is present at the Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface (see Fig. 7, as well as column 4, lines 18-19, and column 5, lines 10-11). See also Chan et al. (newly cited United States Patent 5.801.396), which evidences that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO<sub>2</sub>" (see column 7, lines 5-25), and note that Selvakumar et al's SiGe channel region has a low (about 16%) Ge concentration.

Thus, although claim 11's transistor is formed by a different process than Selvakumar et al's transistor (i.e., claim 11's SiGe channel region is formed by

implanting germanium into the silicon substrate after the SiO2 gate oxide is formed while Selvakumar et al's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO2 gate oxide is formed), claim 11's transistor, including its "wherein the Si1-xGex channel region forms a continuous Si1-xGex/SiO2 gate oxide interface wherein no germanium oxide is present at the Si1-xGex/SiO2 gate oxide interface" limitation, is the same as or obvious over Selvakumar et al's transistor, as evidenced by both Selvakumar et al. (see Fig. 7, as well as column 4, lines 18-19, and column 5, lines 10-11) and Chan et al. (which discloses that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO2" - again, see column 7, lines 5-25).

Accordingly, as per MPEP §2113, claim 11 is rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al.

With respect to dependent claim 14, Selvakumar et al's germanium molar fraction is approximately 0.2. See column 3, lines 58-61.

Claim 14 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al.

With respect to independent claim 24, Selvakumar et al. disclose a p-channel metal-oxide-semiconductor (MOS) transistor formed on a silicon substrate, comprising (see the entire patent, particularly column 1, line 51, and the Figs. 1-7 disclosure): a Si<sub>1-x</sub>Ge<sub>x</sub> channel region, having a germanium molar fraction of x, and formed in the substrate, underneath a silicon dioxide (SiO<sub>2</sub>) gate oxide and between a source region and a drain region; wherein x is less than or equal to 0.6, and wherein the Si<sub>1-x</sub>Ge<sub>x</sub> channel region forms a continuous Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface

wherein no germanium oxide is present at the Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface (see Fig. 7, as well as column 4, lines 18-19, and column 5, lines 10-11). See also Chan et al. (newly cited United States Patent 5,801,396), which evidences that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO<sub>2</sub>" (see column 7, lines 5-25), and note that Selvakumar et al's SiGe channel region has a low (about 16%) Ge concentration.

Thus, although claim 24's transistor is formed by a different process than Selvakumar et al's transistor (i.e., claim 24's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO2 gate oxide is formed while Selvakumar et al's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO2 gate oxide is formed), claim 24's transistor, including its "wherein the Si1-xGex channel region forms a continuous Si1-xGex/SiO2 gate oxide interface wherein no germanium oxide is present at the Si1-xGex/SiO2 gate oxide interface" limitation, is the same as or obvious over Selvakumar et al's transistor, as evidenced by both Selvakumar et al. (see Fig. 7, as well as column 4, lines 18-19, and column 5, lines 10-11) and Chan et al. (which discloses that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO2" - again, see column 7, lines 5-25).

Accordingly, as per MPEP §2113, claim 24 is rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al.

With respect to independent claim 25, Selvakumar et al. disclose a p-channel metal-oxide-semiconductor (MOS) transistor formed on a silicon substrate, comprising (see the entire patent, particularly column 1, line 51, and the Figs. 1-7 disclosure): a

Si<sub>1-x</sub>Ge<sub>x</sub> channel region, having a germanium molar fraction of x, and formed in the substrate, underneath a silicon dioxide (SiO<sub>2</sub>) gate oxide and between a source region and a drain region; wherein x is less than or equal to 0.6, and wherein the Si<sub>1-x</sub>Ge<sub>x</sub> channel region forms a continuous Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface wherein no germanium oxide is present at the Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface (see Fig. 7, as well as column 4, lines 18-19, and column 5, lines 10-11, and Chan et al. (newly cited United States Patent 5.801,396), which evidences that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO<sub>2</sub>" (see col. 7, lines 5-25), and note that Selvakumar et al's SiGe channel region has a low (16%) Ge concentration); and wherein the Si<sub>1-x</sub>Ge<sub>x</sub> channel region is formed from ion implanting germanium (Ge) into the substrate at a dose of approximately 2 X 10<sup>16</sup> atoms/cm<sup>2</sup>, and wherein Ge is implanted at an energy of approximately 20 to 100 keV.

Thus, although claim 25's transistor is formed by a different process than Selvakumar et al's transistor (i.e., claim 25's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO2 gate oxide is formed while Selvakumar et al's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO2 gate oxide is formed), claim 25's transistor, including its "wherein the Si1-xGex channel region forms a continuous Si1-xGex/SiO2 gate oxide interface wherein no germanium oxide is present at the Si1-xGex/SiO2 gate oxide interface" limitation, is the same as or obvious over Selvakumar et al's transistor, as evidenced by both Selvakumar et al. (see Fig. 7, as well as column 4, lines 18-19, and column 5, lines 10-11) and Chan et al. (which discloses that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO2" - again, see column 7, lines 5-25).

Accordingly, as per MPEP §2113, claim 25 is rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al.

With respect to independent claim 28, Selvakumar et al. disclose a p-channel metal-oxide-semiconductor (MOS) transistor formed on a silicon substrate, comprising (see the entire patent, particularly column 1, line 51, and the Figs. 1-7 disclosure): a Si<sub>1-x</sub>Ge<sub>x</sub> channel region, having a germanium molar fraction of 0.2, and formed in the substrate, underneath a silicon dioxide (SiO<sub>2</sub>) gate oxide and between a source region and a drain region; wherein the Si<sub>1-x</sub>Ge<sub>x</sub> channel region forms a continuous Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface wherein no germanium oxide is present at the Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface (see Fig. 7, as well as column 4, lines 18-19, and column 5, lines 10-11). See also Chan et al. (newly cited United States Patent 5.801,396), which evidences that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO2" (see column 7, lines 5-25), and note that Selvakumar et al's SiGe channel region has a low (about 16%) Ge concentration.

Thus, although claim 28's transistor is formed by a different process than Selvakumar et al's transistor (i.e., claim 28's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO2 gate oxide is formed while Selvakumar et al's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO2 gate oxide is formed), claim 28's transistor, including its "wherein the Si1-xGex channel region forms a continuous Si1-xGex/SiO2 gate oxide interface wherein no germanium oxide is present at the Si1-xGex/SiO2 gate oxide interface" limitation, is the same as or obvious over Selvakumar et al's transistor, as evidenced by both Selvakumar et al. (see Fig. 7, as well as column 4, lines 18-19,

and column 5, lines 10-11) and Chan et al. (which discloses that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO2" - again, see column 7, lines 5-25).

Accordingly, as per MPEP §2113, claim 28 is rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al.

With respect to dependent device claim 32, the process recited therein is not determinative of its patentability. Again, see MPEP §2113.

Claim 32 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al.

With respect to independent claim 38, Selvakumar et al. disclose a semiconductor transistor, comprising (see the entire patent, particularly col. 1, line 51, and the Figs. 1-7 disclosure): a silicon substrate; a silicon dioxide (SiO<sub>2</sub>) gate oxide, coupled to the substrate; a gate, coupled to the SiO<sub>2</sub> gate oxide; source/drain regions formed in the substrate on opposite sides of the gate; and a Si<sub>1-x</sub>Ge<sub>x</sub> channel region, having a germanium molar fraction of x, located underneath the SiO<sub>2</sub> gate oxide and between the source/drain regions, wherein x is less than or equal to 0.6, and wherein the Si<sub>1-x</sub>Ge<sub>x</sub> channel region forms a continuous Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface wherein no germanium oxide is present at the Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface (see Fig. 7, as well as column 4, lines 18-19, and column 5, lines 10-11). See also Chan et al. (newly cited United States Patent 5,801,396), which evidences that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO<sub>2</sub>" (see column 7, lines 5-25), and note that Selvakumar et al's SiGe channel region has a low (about 16%) Ge concentration.

Thus, although claim 38's transistor is formed by a different process than Selvakumar et al's transistor (i.e., claim 38's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO2 gate oxide is formed while Selvakumar et al's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO2 gate oxide is formed), claim 38's transistor, including its "wherein the Si1-xGex channel region forms a continuous Si1-xGex/SiO2 gate oxide interface wherein no germanium oxide is present at the Si1-xGex/SiO2 gate oxide interface" limitation, is the same as or obvious over Selvakumar et al's transistor, as evidenced by both Selvakumar et al. (see Fig. 7, as well as column 4, lines 18-19, and column 5, lines 10-11) and Chan et al. (which discloses that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO2" - again, see column 7, lines 5-25).

Accordingly, as per MPEP §2113, claim 38 is rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al.

With respect to independent claim 40, Selvakumar et al. disclose a semiconductor transistor formed on a silicon substrate, comprising (see the entire patent, particularly column 1, line 51, and the Figs. 1-7 disclosure): a Si<sub>1-x</sub>Ge<sub>x</sub> channel region, having a germanium molar fraction of 0.2 formed in the substrate, underneath a silicon dioxide (SiO<sub>2</sub>) gate oxide and between a source region and a drain region; wherein the Si<sub>1-x</sub>Ge<sub>x</sub> channel region forms a continuous Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface wherein no germanium oxide is present at the Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface (see Fig. 7, as well as column 4, lines 18-19, and column 5, lines 10-11). See also Chan et al. (newly cited United States Patent 5,801,396), which

evidences that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO2" (see column 7, lines 5-25), and note that Selvakumar et al's SiGe channel region has a low (about 16%) Ge concentration.

Thus, although claim 40's transistor is formed by a different process than Selvakumar et al's transistor (i.e., claim 40's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO2 gate oxide is formed while Selvakumar et al's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO2 gate oxide is formed), claim 40's transistor, including its "wherein the Si1-xGex channel region forms a continuous Si1-xGex/SiO2 gate oxide interface wherein no germanium oxide is present at the Si1-xGex/SiO2 gate oxide interface" limitation, is the same as or obvious over Selvakumar et al's transistor, as evidenced by both Selvakumar et al. (see Fig. 7, as well as column 4, lines 18-19, and column 5, lines 10-11) and Chan et al. (which discloses that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO2" - again, see column 7, lines 5-25).

Accordingly, as per MPEP §2113, claim 40 is rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al.

With respect to independent claim 41, Selvakumar et al. disclose a semiconductor transistor formed on a silicon substrate, comprising (see the entire patent, particularly column 1, line 51, and the Figs. 1-7 disclosure): a Si<sub>1-x</sub>Ge<sub>x</sub> channel region, having a germanium molar fraction of x, and formed in the substrate, underneath a silicon dioxide (SiO<sub>2</sub>) gate oxide and between a source region and a drain region; wherein x is less than or equal to 0.6, and wherein the Si<sub>1-x</sub>Ge<sub>x</sub> channel

region forms a continuous Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface wherein no germanium oxide is present at the Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface (see Fig. 7, as well as column 4, lines 18-19, and column 5, lines 10-11, and Chan et al. (newly cited United States Patent 5,801,396), which evidences that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO<sub>2</sub>" (see col. 7, lines 5-25), and note that Selvakumar et al's SiGe channel region has a low (16%) Ge concentration), and wherein the Ge is implanted at an energy of approximately 20 to 100 keV.

Thus, although claim 41's transistor is formed by a different process than Selvakumar et al's transistor (i.e., claim 41's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO2 gate oxide is formed while Selvakumar et al's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO2 gate oxide is formed), claim 41's transistor, including its "wherein the Si1-xGex channel region forms a continuous Si1-xGex/SiO2 gate oxide interface wherein no germanium oxide is present at the Si1-xGex/SiO2 gate oxide interface" limitation, is the same as or obvious over Selvakumar et al's transistor, as evidenced by both Selvakumar et al. (see Fig. 7, as well as column 4, lines 18-19, and column 5, lines 10-11) and Chan et al. (which discloses that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO2" - again, see column 7, lines 5-25).

Accordingly, as per MPEP §2113, claim 41 is rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al.

Claims 13, 26, 27, 39, 42 and 43 are rejected under 35 U.S.C. §103(a) as being unpatentable over Selvakumar et al. (United States Patent 5,426,069, already of

record) together with Crabbe' et al. (United States Patent 5,821,577, already of record).

Specifically, the structural difference between Selvakumar et al's transistor (see the entire patent, particularly column 1, line 51, and the Figs. 1-7 disclosure) and the transistor recited in dependent claims 13, 26, 27, 39, 42 and 43 is the former's SiGe channel thickness is unknown, while the latter's SiGe channel thickness is "approximately 100 to 1,000 angstroms" (claims 13, 26, 39 and 42) or "approximately 300 angstroms" (claims 27 and 43).

Crabbe' et al. disclose forming SiGe channels 100 to 500 angstroms thick (see column 6, lines 17-22).

It would have been obvious to one skilled in this art to make Selvakumar et al's SiGe channel of undisclosed thickness 100 to 500 angstroms thick, as suggested by Crabbe' et al.

Claims 13, 26, 27, 39, 42 and 43 are thus rejected under 35 U.S.C. §103(a) as being unpatentable over Selvakumar et al. together with Crabbe' et al.

Product-by-process claims 11, 14, 24, 25, 28, 32, 38, 40 and 41 are rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa (United States Patent 5,272,365, already of record). Note MPEP §2113.

With respect to independent claim 11, Nakagawa discloses a p-channel metal-oxide-semiconductor (MOS) transistor, comprising (see the entire patent, particularly the Fig. 3 disclosure): a silicon substrate 12; a silicon dioxide (SiO<sub>2</sub>) gate oxide "34" (such should be 18, as per Figs. 1-2), coupled to the substrate; a gate 22, coupled to the SiO<sub>2</sub> gate oxide; source/drain regions 14/16 formed in the substrate on opposite

sides of the gate; and a Si<sub>1-x</sub>Ge<sub>x</sub> channel region 42, having a germanium molar fraction x, located underneath the SiO<sub>2</sub> gate oxide and between the source/drain regions, wherein x is less than or equal to 0.6, and wherein the Si<sub>1-x</sub>Ge<sub>x</sub> channel region forms a continuous Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface wherein no germanium oxide is present at the Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface (see column 5, lines 19-30). See also Chan et al. (newly cited United States Patent 5,801,396), which evidences that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO2" (see column 7, lines 5-25), and note that Nakagawa's SiGe channel region has a low (≤ 30%) Ge concentration.

Thus, although claim 11's transistor is formed by a different process than Nakagawa's transistor (i.e., claim 11's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO2 gate oxide is formed while Nakagawa's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO2 gate oxide is formed), claim 11's transistor, including its "wherein the Si1-xGex channel region forms a continuous Si1-xGex/SiO2 gate oxide interface wherein no germanium oxide is present at the Si1-xGex/SiO2 gate oxide interface" limitation, is the same as or obvious over Nakagawa's transistor, as evidenced by both Nakagawa (see column 5, lines 19-30) and Chan et al. (which discloses that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO2" - again, see column 7, lines 5-25).

Accordingly, as per MPEP §2113, claim 11 is rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa.

With respect to dependent claim 14, Nakagawa's germanium molar fraction is

approximately 0.2. See column 3, lines 21-25.

Claim 14 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa.

With respect to independent claim 24, Nakagawa discloses a p-channel metal-oxide-semiconductor (MOS) transistor formed on a silicon substrate, comprising (see the entire patent, particularly the Fig. 3 disclosure): a Si<sub>1-x</sub>Ge<sub>x</sub> channel region 42, having a germanium molar fraction of x, and formed in the substrate 12, underneath a silicon dioxide (SiO<sub>2</sub>) gate oxide "34" (such should be 18, as per Figs. 1-2) and between a source region 14 and a drain region 16; wherein x is less than or equal to 0.6, and wherein the Si<sub>1-x</sub>Ge<sub>x</sub> channel region forms a continuous Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface wherein no germanium oxide is present at the Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface (see column 5, lines 19-30). See also Chan et al. (newly cited United States Patent 5.801.396), which evidences that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO<sub>2</sub>" (see column 7, lines 5-25), and note that Nakagawa's SiGe channel region has a low (≤ 30%) Ge concentration.

Thus, although claim 24's transistor is formed by a different process than Nakagawa's transistor (i.e., claim 24's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO2 gate oxide is formed while Nakagawa's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO2 gate oxide is formed), claim 24's transistor, including its "wherein the Si1-xGex channel region forms a continuous Si1-xGex/SiO2 gate oxide interface wherein no germanium oxide is present at the Si1-xGex/SiO2 gate oxide interface" limitation, is the same as or obvious over Nakagawa's transistor, as evidenced by both Nakagawa (see column 5, lines 19-30) and Chan et al. (which

discloses that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO2" - again, see column 7, lines 5-25).

Accordingly, as per MPEP §2113, claim 24 is rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa.

With respect to independent claim 25, Nakagawa discloses a p-channel metal-oxide-semiconductor (MOS) transistor formed on a silicon substrate, comprising (see the entire patent, particularly the Fig. 3 disclosure): a Si<sub>1-x</sub>Ge<sub>x</sub> channel region 42, having a germanium molar fraction of x, and formed in the substrate 12, underneath a silicon dioxide (SiO<sub>2</sub>) gate oxide "34" (such should be 18, as per Figs. 1-2) and between a source region 14 and a drain region 16; wherein x is less than or equal to 0.6, and wherein the Si<sub>1-x</sub>Ge<sub>x</sub> channel region forms a continuous Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface wherein no germanium oxide is present at the Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface (see column 5, lines 19-30, and Chan et al. (newly cited United States Patent 5.801.396), which evidences that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO<sub>2</sub>" (see column 7, lines 5-25), and note that Nakagawa's SiGe channel region has a low (≤ 30%) Ge concentration); and wherein the Si<sub>1-x</sub>Ge<sub>x</sub> channel region is formed from ion implanting germanium (Ge) into the substrate.

Thus, although claim 25's transistor is formed by a different process than Nakagawa's transistor (i.e., claim 25's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO2 gate oxide is formed while Nakagawa's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO2 gate oxide is formed), claim 25's transistor, including its

"wherein the Si1-xGex channel region forms a continuous Si1-xGex/SiO2 gate oxide interface wherein no germanium oxide is present at the Si1-xGex/SiO2 gate oxide interface" limitation, is the same as or obvious over Nakagawa's transistor, as evidenced by both Nakagawa (see column 5, lines 19-30) and Chan et al. (which discloses that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO2" - again, see column 7, lines 5-25).

Accordingly, as per MPEP §2113, claim 25 is rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa.

With respect to independent claim 28, Nakagawa discloses a p-channel metal-oxide-semiconductor (MOS) transistor formed on a silicon substrate, comprising (see the entire patent, particularly the Fig. 3 disclosure): a Si<sub>1-x</sub>Ge<sub>x</sub> channel region 42, having a germanium molar fraction of 0.2, and formed in the substrate 12, underneath a silicon dioxide (SiO<sub>2</sub>) gate oxide "34" (such should be 18, as per Figs. 1-2) and between a source region 14 and a drain region 16; wherein the Si<sub>1-x</sub>Ge<sub>x</sub> channel region forms a continuous Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface wherein no germanium oxide is present at the Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface (see column 5, lines 19-30). See also Chan et al. (newly cited United States Patent 5,801,396), which evidences that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO<sub>2</sub>" (see column 7, lines 5-25), and note that Nakagawa's SiGe channel region has a low (≤ 30%) Ge concentration.

Thus, although claim 28's transistor is formed by a different process than Nakagawa's transistor (i.e., claim 28's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO2 gate oxide is formed while

Nakagawa's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO2 gate oxide is formed), claim 28's transistor, including its "wherein the Si1-xGex channel region forms a continuous Si1-xGex/SiO2 gate oxide interface wherein no germanium oxide is present at the Si1-xGex/SiO2 gate oxide interface" limitation, is the same as or obvious over Nakagawa's transistor, as evidenced by both Nakagawa (see column 5, lines 19-30) and Chan et al. (which discloses that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO2" - again, see column 7, lines 5-25).

Accordingly, as per MPEP §2113, claim 28 is rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa.

With respect to dependent device claim 32, the process recited therein is not determinative of its patentability. Again, see MPEP §2113.

Claim 32 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa.

With respect to independent claim 38, Nakagawa discloses a semiconductor transistor, comprising (see the entire patent, particularly the Fig. 3 disclosure): a silicon substrate 12; a silicon dioxide (SiO<sub>2</sub>) gate oxide "34" (such should be 18, as per Figs. 1-2), coupled to the substrate 12; a gate 22, coupled to the SiO<sub>2</sub> gate oxide; source/drain regions 14/16 formed in the substrate on opposite sides of the gate; and a Si<sub>1-x</sub>Ge<sub>x</sub> channel region 42, having a germanium molar fraction of x, located underneath the SiO<sub>2</sub> gate oxide and between the source/drain regions, wherein x is less than or equal to 0.6, and wherein the Si<sub>1-x</sub>Ge<sub>x</sub> channel region forms a continuous Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface wherein no germanium oxide is present at the

 $Si_{1-x}Ge_x/SiO_2$  gate oxide interface (see column 5, lines 19-30). See also Chan et al. (newly cited United States Patent 5,801,396), which evidences that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO2" (see column 7, lines 5-25), and note that Nakagawa's SiGe channel region has a low ( $\leq$  30%) Ge concentration.

Thus, although claim 38's transistor is formed by a different process than Nakagawa's transistor (i.e., claim 38's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO2 gate oxide is formed while Nakagawa's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO2 gate oxide is formed), claim 38's transistor, including its "wherein the Si1-xGex channel region forms a continuous Si1-xGex/SiO2 gate oxide interface wherein no germanium oxide is present at the Si1-xGex/SiO2 gate oxide interface" limitation, is the same as or obvious over Nakagawa's transistor, as evidenced by both Nakagawa (see column 5, lines 19-30) and Chan et al. (which discloses that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO2" - again, see column 7, lines 5-25).

Accordingly, as per MPEP §2113, claim 38 is rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa.

With respect to independent claim 40, Nakagawa discloses a semiconductor transistor formed on a silicon substrate, comprising (see the entire patent, particularly the Fig. 3 disclosure): a Si<sub>1-x</sub>Ge<sub>x</sub> channel region 42, having a germanium molar fraction of 0.2 formed in the substrate 12, underneath a silicon dioxide (SiO<sub>2</sub>) gate oxide 34" (such should be 18, as per Figs. 1-2) and between a source region 14 and

7

a drain region 16; wherein the  $Si_{1-x}Ge_x$  channel region forms a continuous  $Si_{1-x}Ge_x/SiO_2$  gate oxide interface wherein no germanium oxide is present at the  $Si_{1-x}Ge_x/SiO_2$  gate oxide interface (see column 5, lines 19-30). See also Chan et al. (newly cited United States Patent 5,801,396), which evidences that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO2" (see column 7, lines 5-25), and note that Nakagawa's SiGe channel region has a low ( $\leq$  30%) Ge concentration.

Thus, although claim 40's transistor is formed by a different process than Nakagawa's transistor (i.e., claim 40's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO2 gate oxide is formed while Nakagawa's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO2 gate oxide is formed), claim 40's transistor, including its "wherein the Si1-xGex channel region forms a continuous Si1-xGex/SiO2 gate oxide interface wherein no germanium oxide is present at the Si1-xGex/SiO2 gate oxide interface" limitation, is the same as or obvious over Nakagawa's transistor, as evidenced by both Nakagawa (see column 5, lines 19-30) and Chan et al. (which discloses that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO2" - again, see column 7, lines 5-25).

Accordingly, as per MPEP §2113, claim 40 is rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa.

With respect to independent claim 41, Nakagawa discloses a semiconductor transistor formed on a silicon substrate, comprising (see the entire patent, particularly the Fig. 3 disclosure): a Si<sub>1-x</sub>Ge<sub>x</sub> channel region 42, having a germanium molar

fraction of x, and formed in the substrate 12, underneath a silicon dioxide (SiO<sub>2</sub>) gate oxide "34" (such should be 18, as per Figs. 1-2) and between a source region 14 and a drain region 16; wherein x is less than or equal to 0.6, and wherein the Si<sub>1-x</sub>Ge<sub>x</sub> channel region forms a continuous Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface wherein no germanium oxide is present at the Si<sub>1-x</sub>Ge<sub>x</sub>/SiO<sub>2</sub> gate oxide interface (see column 5, lines 19-30, and Chan et al. (newly cited United States Patent 5,801,396), which evidences that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO<sub>2</sub>" (see column 7, lines 5-25), and note that Nakagawa's SiGe channel region has a low (≤ 30%) Ge concentration); and wherein the Si<sub>1-x</sub>Ge<sub>x</sub> channel region is formed from ion implanting germanium (Ge) into the substrate.

Thus, although claim 41's transistor is formed by a different process than Nakagawa's transistor (i.e., claim 41's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO2 gate oxide is formed while Nakagawa's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO2 gate oxide is formed), claim 41's transistor, including its "wherein the Si1-xGex channel region forms a continuous Si1-xGex/SiO2 gate oxide interface wherein no germanium oxide is present at the Si1-xGex/SiO2 gate oxide interface" limitation, is the same as or obvious over Nakagawa's transistor, as evidenced by both Nakagawa (see column 5, lines 19-30) and Chan et al. (which discloses that a gate oxide layer grown on a SiGe channel region at low Ge concentrations is "pure SiO2" - again, see column 7, lines 5-25).

Accordingly, as per MPEP §2113, claim 41 is rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa.

Claims 13, 26, 27, 39, 42 and 43 are rejected under 35 U.S.C. §103(a) as being unpatentable over Nakagawa (United States Patent 5,272,365, already of record) together with Crabbe' et al. (United States Patent 5,821,577, already of record).

Specifically, the structural difference between Nakagawa's transistor (see the entire patent, particularly the Fig. 3 disclosure) and the transistor recited in dependent claims 13, 26, 27, 39, 42 and 43 is the former's SiGe channel thickness is unknown, while the latter's SiGe channel thickness is "approximately 100 to 1,000 angstroms" (claims 13, 26, 39 and 42) or "approximately 300 angstroms" (claims 27 and 43).

Crabbe' et al. disclose forming SiGe channels 100 to 500 angstroms thick (see column 6, lines 17-22).

It would have been obvious to one skilled in this art to make Nakagawa's SiGe channel 42 of undisclosed thickness 100 to 500 angstroms thick, as suggested by Crabbe' et al.

Claims 13, 26, 27, 39, 42 and 43 are thus rejected under 35 U.S.C. §103(a) as being unpatentable over Nakagawa together with Crabbe' et al.

The applicant's arguments are moot and/or unpersuasive in view of the restated grounds of rejection and the new Chan et al. evidence in support thereof.

The burden has now shifted to the applicant to come forward with evidence establishing an unobvious difference between the claimed product and the prior art products. See MPEP §2113. Mere attorney argument cannot take the place f evidence. See In re DeBlauwe, 736 F.2d 699, 222 USPQ 191 (Fed. Cir. 1984).

Registered practitioners can telephone examiner Prenty at (703) 308-4939. Any voicemail message left for the examiner must include the name and registration number of the registered practitioner calling, and the application's Serial Number. Technology Center 2800's general telephone number is (703) 308-0956.

